CleanMetricsTM

Analytics for the Sustainable Economy

Home | Pricing | Contact | Blog | Newsletter |
 
           
 
Home > Venkat CV
Quick Links
  Core Tools & Methodologies
  Product LCA Software
  Food LCA Software
  Building LCA Software
  LCI Database
  Deep Carbon FootprintingTM
  Resource Flow Analysis
   
  Selected Applications
  Product LCA/Carbon Footprint
  Food LCA/Carbon Footprint
  Water Footprint/Virtual Water
  Scope 3 GHG Emissions
  Resource Efficiency/Waste Redn.

 

Kumar Venkat's CV

Summary

  • Primary areas of interest and expertise: Modeling, simulation, analysis, optimization, and software/database development for environmental performance and electronic design.
  • Specific application domains with extensive experience and expertise:
    • Environmental performance analysis and optimization: life-cycle assessment (LCA), including carbon footprint and resource-use analysis for products/services; resource productivity optimization; supply chain energy-use and carbon emissions; and freight transport emissions.
    • Electronic design automation: timing analysis, noise analysis, static analysis techniques.
  • 27 years of broad experience in the design and development of leading-edge computer software and hardware products, as well as in project leadership.
  • Includes 16 years operating small businesses providing innovative electronic design automation and environmental performance solutions.
  • Experienced in a variety of programming languages and simulation software.
  • Master's degree in electrical and computer engineering. Graduate certificate in computer modeling and simulation.
  • Extensive technical and freelance publications, and two patents.

Experience

  • 12/07 - present: President & Chief Technologist, CleanMetrics Corp., Portland, OR
    • Providing life-cycle assessment, value chain analysis and resource flow analysis/optimization software, databases and solutions for environmental performance and sustainability. See company overview, products, solutions and customers.
    • Recent software development work includes developing web applications for ASP.NET, delivering complex analytical solutions with easy-to-use web interfaces.
    • Recent product innovations:
  • 09/95 – 12/07: President & Chief Technologist, Surya Technologies, Inc., Cupertino, CA & Portland, OR
    • Provided state-of-the-art electronic design automation (EDA) software for modeling, analysis, simulation, optimization and verification of large integrated circuit designs.
    • Software tools and technologies delivered to customers include: timing analyzer, design rules/constraints verifier, signal coupling and noise analyzer, timing optimizer, and timing-driven design partitioner.
    • Programming languages and platforms used for software development: C, C++, Yacc, Lex, Perl, UNIX, Linux.
    • Key customers in the US, Japan and India: Advanced Micro Devices, Equator Technologies, C-Cube Microsystems, Seiko Instruments, 3Dfx Interactive, Fujitsu Microelectronics, CadMOS Design Technology (now part of Cadence), Procket Networks,  ReShape, SII EDA Technologies, Atrenta, and JEDAT Innovation.
  • 06/91 - 8/95: Member of Technical Staff & Project Leader, Silicon Graphics, Mountain View, CA
    • Led a software R&D team in the development of a new gate-and-transistor-level static timing verifier that includes a number of innovative features. Developed detailed timing models for electronic circuits at the transistor and gate levels. Directed and participated in a 2-year software development project. This tool has been used to analyze/verify large standard-cell and custom integrated circuit designs.
    • Led a hardware design team in the development of a high-bandwidth memory subsystem for SGI's Challenge multiprocessor server systems. Responsible for two large ASICs and complex system design. Also, developed CAD methodology and tools to support/enhance testability, timing analysis and design rule checking. Received a US patent for part of this work.
  • 06/89 - 06/91: Member of Technical Staff, Sun Microsystems, Mountain View, CA
    • Designed a secondary cache-controller chip for Sun's SuperSparc microprocessor. Also, designed the scan/JTAG test logic for the chip. Contributed to CAD methodology including timing analysis, synthesis and circuit verification. Received a US patent for part of this work.
  • 03/88 - 06/89: Senior Design Engineer, Intel Corp., Santa Clara, CA
    • Member of the 486 microprocessor design team. Responsible for processor architecture issues, microcode development, architecture/microcode verification, and verification tools.
  • 03/85 - 03/88: Systems Engineer, Reflectone Inc., Tampa, FL
  • 06/84 - 02/85: Design Engineer, Dynamic Computer Architecture, St. Petersburg, FL

Education

  • 1/05 – 3/06: Portland State University, Portland, OR
    • Graduate Certificate in Computer Modeling and Simulation. Focus: System dynamics, discrete-event simulation, agent-based simulation, optimization, and statistical analysis. Used software tools such as Vensim, Arena, NetLogo, and MATLAB. GPA: 4.0.
  • 1/99 – 12/99: University of California, Berkeley, CA
    • Undergraduate and graduate courses in the natural sciences. Focus: Biology, biochemistry and ecology. Grades: A's.
  • 9/88 – 3/90: Stanford University, Stanford, CA
    • Graduate courses in electrical/computer engineering. Focus: VLSI design and parallel computer architectures. Grades: A's.
  • 8/85 – 12/87: University of South Florida, Tampa, FL
    • Graduate courses in electrical engineering. Focus: Digital communication systems and digital signal processing. GPA: 4.0.
  • 1/83 – 8/84: University of Texas, El Paso, TX
  • 7/77 – 5/82: University of Madras, India
    • BS in Electrical Engineering. Grade: Honors.

Publications

Recent Press & Interviews

Patents

  • US patent # 5,987,570:“Performing overlapping burst memory accesses and interleaved memory accesses on cache misses”, Nov. 16, 1999.
  • US patent # 5,272,664:“A high memory capacity DRAM SIMM”, Dec. 21, 1993.

Contact Information

 







 

 

 

 

 

 

 

 

 

 

 

 

 

 













© Copyright 2007-2011 by CleanMetrics Corp. All rights reserved.ics, CargoScope, CarbonScope, BuildingScope, CarbonScopeData, FoodCarbonScope, Deep Carbon Footprinting, and MetaFlowScope are trademarks of CleanMetrics Corp.

Recent news

EL: CleanMetrics introduces efficiency software
SBO: CleanMetrics releases software for business waste reduction
CleanMetrics in EL PRO's Green Product Design report
CleanMetrics food waste emissions research on NPR
EWG's Meat Eater's Guide to Climate Change: Powered by CleanMetrics LCAs of North American food production

Recent articles

Is there a leaner way to footprint?
When emissions are outsourced
3 ways to get ahead of climate change, without ditching oil (yet)
Six lesser-known climate facts
Climate change & economic impacts of US food waste
Resource efficiency vs. carbon reduction
Closing the materials loop
Scope 3: Pivoting to material efficiency